

WHAT IS CLAIMED IS:

1. A method of operating a computer system that includes first and second processors and memory shared thereby, the method comprising:
- concurrently executing first and second instructions on respective ones of the first and second processors, the first and second instructions each reserving in a same predefined order plural respective locations of the memory,
- wherein, for at least the first instruction, signaling of a fault corresponding to a later reserved one of the respective locations depends on a value read from an earlier reserved one of the respective locations.
2. The method of claim 1, wherein the predefined order is in accordance with a fixed total order of locations within the memory.
3. The method of claim 1, wherein the predefined order is one of ascending and descending memory address order.
4. The method of claim 1, wherein the reserving includes locking an associated cache-line.
5. The method of claim 1, wherein the reserving locks at least the respective location, but substantially less than all the memory.
6. The method of claim 1, wherein the first and second instructions are linearizable synchronization operations.
7. The method of claim 1, wherein the first instruction is a double compare-and-swap instruction.

- 1
- 2
- 3
- 4
- 5
- 6
- 7

- 1
- 2
- 3
- 4
- 5
- 6

- 1
- 2
- 3
- 4
- 5

- 1
- 2
- 3
- 4
- 5

- 1
- 2
- 3
- 4

- 1
- 2
- 3

- 1
- 2
- 3

- 1
- 2
- 3
- 4
- 5
- 6

- 1
- 2
- 3
- 4
- 5

- 1
- 2
- 3
- 4

- 1
- 2
- 3
- 4
- 5
- 6

1 19. The processor of claim 13,
2 wherein the reserving includes locking an associated cache line.

1 20. A computer system comprising:
2 first and second processors and storage shared thereby;
3 the first and second processors each implementing an instruction that
4 separately reserves locations of the storage addressed thereby in an
5 order prescribed by a fixed total order of the locations.

1 21. The computer system of claim 20,
2 wherein, on execution of the instruction, the locations addressed thereby
3 include an earlier reserved first location and a later reserved second
4 location; and
5 wherein signaling of a fault corresponding to the second location depends on a
6 value read from the first location.

1 22. The computer system of claim 20,
2 wherein the instruction is a compound compare-and-swap operation; and
3 wherein the instruction signals a fault corresponding to a later reserved one of
4 the locations only if a value read from an earlier reserved one of the
5 locations compares to a test value.

1 23. The computer system of claim 20,
2 wherein instances of the instruction that address disjoint sets of the locations
3 are concurrently executed by the first and second processors.

1 24. The computer system of claim 20, further comprising:
2 a coherently maintained set of caches including first and second caches
3 respectively associated with the first and second processors,
4 wherein, if a first instance of the instruction and a second instance of the
5 instruction address locations associated with distinct sets of cache
6 lines, then the first and second instances of the instruction are
7 concurrently executable by the first and second processors.

1
2
3
4
5
6
7
8
9

- 1
- 2
- 3

- 1
- 2
- 3
- 4

- 1
- 2
- 3

1
2

1
2

- 1
- 2
- 3

32. The computer program product of claim 25,
wherein the particular instruction and the corresponding instruction each
implement a compound Compare-and-swap (nCAs) operation.

1 33. The computer program product of claim 25,
2 wherein the at least one computer readable medium is selected from the set of
3 a disk, tape or other magnetic, optical, or electronic storage medium
4 and a network, wireline, wireless or other communications medium.

1 34. A computer system that allows two or more DCAS instructions to operate
2 concurrently if they operate on distinct cache lines.

35. A processor that implements a first instruction that reserves, in an predefined order, plural storage locations referenced thereby, wherein concurrent execution of the first instruction and a corresponding instruction that also reserves, in the same predefined order, plural storage locations referenced thereby is non-blocking if the first and the corresponding instructions reference distinct memory portions.

1 36. The processor of claim 35, further implementing the corresponding
2 instruction.

1 37. The processor of claim 35,
2 wherein the storage locations are sharable with a second processor; and
3 wherein the corresponding instruction is implemented at least by the second
4 processor.

38. The processor of claim 35,
wherein the reserving includes locking the referenced storage locations.

1 39. The processor of claim 35,
2 wherein the reserving includes locking cache lines associated with the
3 referenced storage locations.

1 40. A processor of claim 35,
2 wherein the predefined order is ascending memory address order.

1 41. A processor of claim 35,
2 wherein the predefined order is descending memory address order.

1 42. The processor of claim 35,
2 wherein the first instruction and the corresponding instruction are same
3 instructions.

1 43. The processor of claim 35,
2 wherein the first instruction and the corresponding instruction both implement
3 a compound Compare-and-swap (nCAs) operation.

1 44. An apparatus comprising:
2 a memory store; and
3 means for separately reserving in response to a single instruction, plural
4 locations of the memory store in a predefined order in accordance with
5 a fixed total order of locations in the memory store.

1 45. The apparatus of claim 44, further comprising:
2 a cache,
3 wherein the means for separately reserving includes means for separately
4 locking cache lines associated with each of the plural locations.

1 46. The apparatus of claim 44, further comprising:
2 means for signaling, if at all, a fault corresponding to a later reserved one of
3 the locations based on a result of access to an earlier reserved one of
4 the locations.

1 47. A method of operating a computer system that includes a memory shared
2 by plural processors thereof, the method comprising:
3 in response to execution of a single instruction by one of the processors,

FOR "040" 2026000

4
5
6
7

- 1
- 2
- 3
- 4

- 1
- 2
- 3

- 1
- 2
- 3
- 4

- 1
- 2
- 3
- 4

- 1
- 2
- 3

- 1
- 2
- 3

- 1
- 2
- 3

- 1
- 2
- 3
- 4
- 5
- 6
- 7

- 1
- 2
- 3
- 4
- 5
- 6
- 7

- 1
- 2
- 3
- 4
- 5

- 1
- 2
- 3
- 4

- 1
- 2
- 3

- 1
- 2
- 3

1
2

- 1
- 2
- 3
- 4
- 5
- 6

- 1
- 2
- 3
- 4
- 5
- 6
- 7

- 1
- 2
- 3
- 4
- 5
- 6

1 65. The computer program product of claim 63,
2 wherein the instruction further directs the processor to reserve the first and
3 second memory locations in a predefined order in accordance with a
4 fixed total order of memory locations.

1 66. The computer program product of claim 63,
2 wherein, unless the value read compares to a test value, no fault corresponding
3 to the second memory location is signaled.

1 67. The computer program product of claim 63,
2 wherein the instruction is a compound compare-and-swap instruction.

1 68. The computer program product of claim 63,
2 wherein the at least one computer readable medium is selected from the set of
3 a disk, tape or other magnetic, optical, or electronic storage medium
4 and a network, wireline, wireless or other communications medium.

1 69. An apparatus comprising:
2 a memory store;
3 means for accessing in response to a single instruction, first and second
4 locations of the memory store; and
5 means for signaling, if at all, a fault corresponding to the second location
6 based on a value read from the first location.